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FS-MPC Based Thermal Stress Balancing and
Reliability Analysis for NPC Converters
M. Novak, Member, V. Ferreira, Student Member, M. Andresen, Member,
T. Dragicevic, Senior Member, F. Blaabjerg, Fellow Member, and M. Liserre, Fellow Member
Abstract—Active thermal control has been introduced to
regulate the steady state and reduce the transient thermal-
mechanical stress in power electronic modules. Specifi-
cally, it can equally distribute the temperature among the
devices, thereby better distributing the stress among a set
of devices and reducing the failure probability in the most
thermally-stressed devices. This is of great importance
for multilevel topologies and in particular for the Neutral
Point Clamped (NPC) topologies, which have an inherent
thermal unbalance among devices of the same phase. In
hybrid structures, whereby Si and SiC devices are mixed
to achieve a better trade-off between efficiency and cost,
this problem is even worse due to technology differences.
This paper investigates the advantages introduced by using
Finite-Set Model Predictive Control (FS-MPC) algorithms
designed for achieving a balanced device junction temper-
ature in hybrid NPC and Active-NPC converters. Moreover,
a novel setup composed by a hybrid ANPC based power
modules is used to experimentally validate the presented
FS-MPC algorithm. A lifetime estimation is performed for
the two topologies to highlight the long-term benefits of
FS-MPC algorithm in these hybrid topologies for UPS ap-
plications.
Index Terms—Active Neutral Point Clamped converter
(ANPC), Neutral Point Clamped converter (NPC), Finite-set
Model Predictive Control (FS-MPC), hybrid power stage,
multilevel converter, SiC, lifetime
I. INTRODUCTION
IN 1980s the three level neutral point clamped (NPC) con-verter was introduced for the medium-voltage large power
variable speed drives to improve the conversion efficiency [1].
It was soon noticed that the maximum output power was
limited by the unbalanced stress distribution of the power
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components [2], [3]. Efforts have been made to solve the
problem by sizing the components for the expected stress
[4]. However, different converter operating points will produce
different temperature distributions. Therefore, for solving this
problem not only the hardware needs to be adapted but also
the control algorithm needs to take into account different stress
distributions of the operating points of the converter.
One of the most popular solutions was the active neutral
point clamped (ANPC) topology, first introduced in [2]. The
loss distribution is balanced by using the redundant switching
states. In [5] online loss calculations are used for the estima-
tion of the junction temperatures, which are used in the control
unit. The proposed PWM-based control strategy in [6] has
managed to outperform the other PWM algorithms and provide
balanced loss distribution. However, it was not experimentally
validated. A comparison of three PWM methods with phase
shifted carriers is presented in [7]. The methods are very easy
to implement, but it is not validated how the methods would
performs in terms of the power quality and neutral point (NP)
voltage balancing. The methods from [7] were compared to
a new balancing method proposed by the authors in [8]. The
proposed method is based on space vector PWM and uses
loss balancing sequences, which depend on the modulation
index. In [9] authors proposed an adaptive double frequency
(ADF) PWM that can adapt the duty cycles to optimize
the loss distribution. Nevertheless, it is not shown whether
the algorithm can also balance the NP voltage or another
control loop is required. Another method that combines the
ADF PWM and adjustable loss distribution is proposed in
[10]. It is most common to use two different zero voltage
combinations for positive and negative half line cycle, however
in order to balance the losses the use of only one zero voltage
combination is proposed in [11]. The results showed higher
efficiency but the loss distribution was still unbalanced. The
loss distribution can also be improved by carefully defining
the commutation sequences and selecting optimum devices for
each position as shown in [12].
Algorithms based on FS-MPC have the possibility to in-
clude multiple objectives in a single cost function without
the necessity of additional control loops [13]–[15]. The fact
that control of the output voltage/current, NP balancing and
loss distribution can be fulfilled in one single cost function,
makes them a very promising alternative to traditional linear
algorithms for ANPC applications. In [13] the FS-MPC is
divided into two cost functions: in the first current control and
NP balancing are evaluated and in the second the loss energy
balancing. The calculation and search time of the algorithm
are reduced in [14] where only one cost function is used and
the power losses are predicted using a function that contains
the most stressed devices. The algorithm presented in [15] is
a combination of selective harmonic eliminated (SHE) PWM
and MPC. Despite the fact that the method showed decreased
junction temperatures and increased output power, the high
computational burden prevented an experimental validation.
It should be noted that neither of algorithms in [13]–[15]
take into account thermal cross coupling among the switches
and different technology, corresponding to chip size. Another
combination of the linear controller and FS-MPC algorithm
was proposed in [16]. Here the current reference is provided
by a linear controller, while FS-MPC is used to select one of
the four zero voltage level switching combinations. A thermal
model is required for calculation of the device losses and
junction temperature predictions.
Although the maximum power rating of the ANPC converter
was increased in aforementioned publications, the market
still demands for even higher power density converters with
smaller and lighter filters. To achieve this, one possibility is to
increase the converter switching frequency, which on the other
hand will introduce higher switching losses. To overcome this
problem, one solution is to adopt SiC Power MOSFETs, that
consume lower energy during the turn-off process. Conversely,
the MOSFETs have higher conduction losses and SiC devices
are more expensive, thereby considerably increasing the cost
of a multilevel structure. However, strategically replacing just
some of the devices with wide band gap (WBG) devices and
combining with an efficient use of their low switching losses
and Si-IGBT’s conduction characteristics, especially for high
currents [17]–[19] the miniaturization can be achieved with
higher efficiency and relatively lower cost.
A hybrid ANPC (h-ANPC) converter example is shown in
Fig. 1 where SiC MOSFETs (T2, T3) are used as the inner
switches. In [20] the two SiC device topology from Fig. 1
was compared to four SiC device (T1, T2, T3, T4) h-ANPC
topology. One of the conclusions was that higher efficiency
and lower cost was obtained for the two SiC device h-ANPC
but the thermal balance characteristic was better for the four
SiC device h-ANPC. Thus, a development of the control
algorithm that could reduce the unbalance would make the
two SiC device h-ANPC a superior topology in three aspects.
This work presents a wider investigation of the FS-MPC
strategies for pure Si and hybrid NPC converters, presented
by the authors in conference papers [21], [22]. Moreover, the
FS-MPC algorithm is applied for the first time to an h-NPC
structure, and its advantage is demonstrated. As a benchmark,
a carrier based modulation methods are used [19], [23]. The
presented strategies are validated on a three level h-ANPC
converter prototype. In addition, a lifetime-oriented study is
carried out, whereby the three solutions are compared to the
benchmark ones. The target converter application is a three
phase uninterruptible power supply (UPS) with the power
rating of 36 kW and 400 V output voltage.
The structure of the paper is the following. In Section
II an overview of thermal stress redistribution methods for





























Fig. 1: Single phase hybrid active neutral point clamped (h-
ANPC) open module.
is presented in Section III and the control algorithms are
explained in Section IV. In Section V the steady state per-
formance of the control algorithm is presented. Evaluation of
the loss distribution and the reliability estimation are done
in Section VI and Section VII, respectively. Conclusions are
given in the last section.
II. THERMAL STRESS REDISTRIBUTION METHODS FOR
MULTILEVEL CONVERTERS
In Table I, eight thermal stress distribution methods that
can be applied for multilevel converters were selected for a
comparison [9], [13], [16], [22], [24]–[29]. The methods are
divided into three categories based on the control method:
space vector control [24], [25], carrier-based PWM [9], [26]–
[28] and model predictive based control [13], [22], [29], [30].
For all the methods the requirements for implementation and
limitations are provided. The temperature feedback is used to
achieve an even stress distribution in [27], [29]–[31]. This con-
cept is defined as active thermal control concept and it can be
implemented for all three control method categories like [28],
[29], [31] shown in Table I. The temperature feedback can be
obtained either by direct junction temperature measurement,
measurements of device’s thermosensitive parameters or using
device’s thermal model to estimate the temperature. The first
two solutions are not very practical as they require expen-
sive high-bandwidth temperature measurement equipment or
additional circuity [31]. Furthermore, some of the mentioned
solutions have a limited application [22], [24], [26].
A common drawback of stress distribution methods is
increased harmonic distortion, thus control modifications are
necessary to reduce the harmonics [26], [28]. It can also be
observed in Table I, that it will be necessary to find a trade-off
between the system performance and the effectiveness of the
thermal stress distribution. For predictive control methods in
[13], [22], [29], [30], this is done by adjusting the weighting
factors in the cost function. However, the multi objective cost
function with four weighting factors presents a very complex
optimization problem. On the other hand, some methods like
[15] require a powerful control platform. From the MPC
methods, [22] has the simplest implementation and only two
weighting factors. The tuning of the weighting factors has to
be adjusted to the operating conditions of the converters using
one of the advanced weighting factor tuning methods [32].
To solve the above discussed limitations, we will demon-
strate that a FS-MPC algorithm can be tailored to evenly
redistribute the thermal stress between the devices of the NPC
converters. The algorithm does not require a junction temper-
ature estimation, it is using the measurements that are already
available in the algorithm. Thus, thermal device characteristics
from the data-sheets is not needed in the control algorithm nor
a thermal stress detection algorithm during operation like in
[16], [27], [29], [30]. This makes the implementation simpler
than in [15], [27], [29], [31].
III. HYBRID SIC ANPC CONVERTER
As mentioned in the Introduction, in order to comply with
market’s need for high power density converters with small
and lighter output filters, the switching frequency needs to
be increased. To reduce the switching losses WBG devices
must be used. Replacing all the devices with WBG devices
would be an expensive solution and it may not be necessary
if we know, which devices are the ones that suffer under high
switching losses. In this case we are looking at applications
for unidirectional power flow with a high modulation index
like UPS systems, where the inner devices of an ANPC have
the highest losses. Thus, the advantages of Si and SiC are
combined in the power module by utilizing Si-IGBTs for low
conduction losses and SiC MOSFETs for low switching losses
using the open modules like shown in Fig. 1.
The module contains two SiC MOSFETs S2 and S3, which
have two parallel connected chips (VDS = 650 V, RDS(on) =
23 mΩ, ID = 75 A) and four IGBTs which are also realized
as parallel connected chips (VCE = 650 V, IC = 75 A). For
a single phase module, eight different switching combinations
can be applied, two combinations that connect the output to
the positive DC voltage, two combinations that connect to
the negative and four combinations that can realize the zero
voltage [6], [33]. However, for ensuring the optimal operation
of the power devices, only one positive, one negative and two
redundant zero voltage combinations will be used as shown
in Table II [19]. The switch state S1 belongs to device T1,
S2 belongs to device T2 etc. It can be noticed that devices
T1 − T6, T4 − T5 share the gate signals and that T2 − T3
are complementary pairs. The zero voltage state ”0+” is only
used in the positive cycle and zero voltage state ”0−” in the
negative cycle. In this way only two switches need to change
the state while transitioning from ”P” state to ”0+” and ”N”
to ”0−” respectively. Moreover, only inner switches (T2−T3)
are changing the states during the half cycle i.e. the MOSFETs
are switched with a higher switching frequency to take the
advantage of the low switching losses of the devices.
IV. CONTROL ALGORITHM
For the h-ANPC prototype we have chosen to develop a
control algorithm based on the FS-MPC because the algorithm
offers a simple inclusion of multiple objectives in the control
cost function and a fast transient response [34]. The objectives
that need to be taken into account in the control design
are: voltage reference tracking, NP balancing and device






























Fig. 2: Simplified system model scheme of 3L-ANPC con-
verter using model predictive control (FS-MPC).
depending on the application (modulation index, power factor)
the stress distribution of the ANPC converter will change.
In our case, the converter is expected to be working with a
high modulation index and unidirectional power flow in a UPS
system. The algorithm needs be able to reduce the switching
stress of the devices that have the highest switching losses and
distribute it to the less thermal stressed devices.
The schematic of the system can be seen in Fig. 2. In
each sampling period the FS-MPC controller collects the
measurements of the DC-link voltages (vdc1,2), converter
output current (if abc), filter capacitor voltage (vc, abc) and load
current (io, abc) to calculate the propagations of the voltages
for 27 possible switching states of the three phase converter
[22]. The presented control algorithm is using 4 current and
3 voltage sensors. If a current observer is used, like discussed
in [35], only 2 current sensors need to be used.
Using Clarke transformation the control variables are trans-
formed from time domain components of the three phase abc
system to the stationary αβ reference frame. The propagations










vi αβ(t) = Lf
dif αβ(t)
dt
+ vc αβ(t) (3)
Forward Euler method is used to obtain the discrete system
equations. The calculated predictions are used in the cost
function, which defines the desired behaviour of the converter.
A. Cost function for ANPC configuration
Three objectives will be used in the cost function: output
voltage control, NP balancing and switching control of the
inner switches:
g = (v∗c αβ − vPcαβ)2 + λdc · g2dc + λp · g2p (4)
gdc = v
P
dc1 − vPdc2 (5)
TABLE I: Comparison of thermal stress redistribution methods for multilevel converters
Control method Space vector control Carrier based PWM Model predictive control
Topology NPC [24], [25] NPC [26], ANPC [9], T-type [27], Cascaded
H-bridge [28]
2L-VSC [29], [30], NPC [22], ANPC
[15], [16]
Operation
principle Reduce the dwelling time of zerovoltage vectors and the commutations
involving the zero voltage level [24],
[25]
Semidipolar modulation [26], adaptive mod-
ulation [9], relieving switching sequences for
the most stressed device [27], clamping the
more damaged H-bridge cells [28]
Multi-parameter optimization in the
cost function [15], [16], [29], [30],
control of the switching frequency [22]
Implementation
requirements
Define the stress reliving sequences
for all modulation regions [25], the
sequences for LVRT depend on heat
sink system and devices. Need to be
evaluated case by case [24]
Common-mode voltage (CMV) injection [9],
find trade-off between the amount of dipo-
lar injection and current quality [26], define
stress relief sequences [27], phase displace-
ment angles calculation [28]
Temperature estimation using device
model, losses model [15], [16], [30],
thermal model and data from reliability
experiments [29], design of weighting
factors [15], [16], [22], [29], [30]
Limitations Not applicable for all operating points
of the converter (optimized for LVRT
scenarios [24] or moderate modula-
tion index operation [25]), higher cur-
rent distortion
Applicable only for STATCOM [26], higher
output harmonics [26], no NP balancing for
CMV injection [9], circuity for measurement
of thermosensitive el. parameters [27], har-
monic distortion at low frequency [28]
Complexity of weighting factor design
[15], [29], reliability data is not always
available [29], computational burden
[15], [29], not suitable for high switch-
ing frequency operations [22]
TABLE II: Switching states of the 3L-ANPC converter.
Switching state S1 S2 S3 S4 S5 S6
P 1 1 0 0 0 1
0+ 1 0 1 0 0 1
0− 0 1 0 1 1 0
N 0 0 1 1 1 0
TABLE III: System parameters for analysis.
Description Parameter Value
DC-link voltage and capacitance Vdc, Cdc1,2 700 V, 2.8 mF
Output filter parameters Lf , Cf 2.4 mH, 15 µF
Nominal load and power Rload, Pnom 2.16 Ω, 36.3 kW
Reference voltage V ∗c abc , f
∗ 325 V, 50 Hz




|S2x(k)− S2x(k − 1)|+ (6)
|S3x(k)− S3x(k − 1)|,
where λdc and λp are the weighting factors, Sx(k − 1)
represents the previous and Sx(k) the current switching state
for all converter phase legs x ∈ a, b, c, v∗c αβ is the reference





predicted DC-link capacitor voltages. When λp is set to 1, the
priority is given to the voltage vectors that will not switch the
inner switches very often. In case the situation was opposite
and the losses were higher in the outer switches, the switching
states S1x and S4x need to be used in the cost function
objective gP instead of S2x and S3x. All steps of the control
algorithm are summarized in the flowchart in Fig. 3.
B. Cost function for NPC configuration
In case if one of the active devices of the ANPC module
fails, the converter can still continue its operation in an NPC
configuration. The change in the topology will also require
a modification of the FS-MPC algorithm. Due to the lack of
redundant states that can achieve the zero voltage output (NPC
topology has only one), the proposed algorithm can not be
efficiently applied to the NPC topology. Therefore, in the cost
Obtain measurements





Initialize counter: i = 0
i = i + 1
Calculate predictions
if p  (k+1) , vc p (k+1),
 vdc2 p (k+1), vdc1 p (k+1)
using discretized (1) - (3) 
Apply optimal 
vector vi (k)
Wait for next 
sampling instant
Cost function calculation 
g (i) using (4)
Minimize g (i) to find 
optimal vector vi (k)
Fig. 3: Flowchart of the used FS-MPC algorithm.
function (4), gp was replaced with objective (7) for optimized
stress distribution in NPC topology, as proposed in [22]:
gt = |Ifa(k)| · na + |Ifb(k)| · nb + |Ifc(k)| · nc (7)
nx = |S1x(k)− S1x(k − 1)|+ |S2x(k)− S2x(k − 1)| (8)
where Ifx(k) is the measured filter current amplitude for
phase x ∈ a, b, c. Compared to the cost function in (4), the
switching penalization in (7) is applied for all switches during
the interval when the output current amplitude (Ifx) is high
to reduce the switching losses. The weighting factor for the gt
objective is adjusted to achieve a minimal junction temperature
difference between the inner and outer devices. Similar as for
the proposed algorithm, we can notice that (7) does not require
thermal measurements. All measurements that are necessary
for implementation of the gt objective are already included.
Presented algorithms could potentially be applied to other
modifications of the NPC topology where the unbalanced ther-
mal distribution is limiting the output power of the converter
and reducing the converter lifetime. It can not be applied to
the topologies without redundant states, as the main principle
of the control strategy is to use the redundant states of the
converter and reduce the number of switching actions of the
most stressed devices. This will lead to a lower junction
temperature of these devices.
C. Weighting factor design
The optimum weighting factors can be determined by using
the Artificial Neural Networks approach presented in [36]. In
the first step simulation model of the ANPC converter system
was used to obtain the performance metrics for different
combinations of the weighting factors λdc and λp. Similar
to [36] the range of the weighting factors was defined as
[0, 1, ..9, 10]. In total 121 simulations were performed for all
possible weighting factor combinations and for each simu-
lation the difference between the DC-link voltages (∆vdc),
THD of the load voltage (THD) and the junction temperature
difference between the inner and outer device (∆Tj) were
recorded. Afterwards this data was used to train the ANN.
Inputs of the ANN are the performance metrics and the outputs
are the weighting factors. The trained ANN, can now replace
the simulation model and calculate the performance metrics
for even higher number of weighting factor combinations in
just a few seconds. In the final step, a fitness function (fANN )
was defined using the performance metrics and applied to the
data obtained by the ANN.
fANN = THD
2 + ∆v2dc + ∆T
2
j (9)
By minimizing this fitness function weighting factors, which
provide an optimum trade-off of the performance, will be
obtained. This procedure was also repeated for the NPC
converter system where the weighting factors λdc and λt were
obtained.
V. STEADY STATE OPERATION AND TRANSIENT
RESPONSE OF H-ANPC
A. Simulation results
A simulation model of the system presented in Fig. 2 and
FS-MPC algorithm explained in the previous section were
created in MATLAB Simulink. In Table. IV reference tracking
error of filter capacitor voltage and NP balancing error are
shown for the proposed cost function and the conventional
cost function without the penalization (λp = 0), given the
conditions in Table III. Even with the two secondary objectives
in the cost function, a good reference tracking performance
and NP balancing can be observed for the proposed algorithm.
As a consequence of the penalization term, the THD of the
load voltage is increased from 0.36% to 0.54% compared to
the algorithm with a conventional cost function. One of the


























t = 0.6 ms
Fig. 4: Transient response of the UPS system to a load change
(Pload = 5.8 → 23.9 kW)
distortion, is also to provide a fast transient response during
the load change. In Fig. 4 it can be observed that for the
transition from standby load to nominal load using the pro-
posed algorithm, the UPS system requires 0.6 ms to recover
the voltage.
B. Experimental results
In Fig. 5 the three phase prototype h-ANPC converter can
be seen. The control algorithm is implemented using the
MicroLabBox DS1202 PowerPC DualCore 2 GHz processor
board and DS1302 I/O board from dSpace. The generated
gate signals are then connected to the connector board from
which the signals are guided through optic fiber cables to the
converter board. To compensate for the computational delay
of the FS-MPC algorithm the predictions were calculated one
step further ahead and applied at the beginning of the next time
sampling interval as proposed in [34]. It was not possible to
use the nominal current values in the experiments due to the
set-up limitations (PCB design, DC-supply capacity, protec-
tion), therefore the testing was done for the Io = 30 A and Vdc
= 260 V. For SiC devices, CRD-001 gate drivers from Cree
are embedded to the power board, while the Si devices use
the ACPL-330J drivers from Avago. The commutation loops
are reduced through layout optimization. Furthermore, film
capacitors are added to reduce the dc-link stray inductance.
Experimental waveforms of the load currents and the DC-
link voltages can be seen in Fig. 6. It can be noticed that the
algorithm can keep a good balance of the DC-link voltages.
VI. LOSS DISTRIBUTION AND DEVICE JUNCTION
TEMPERATURE COMPARISON
A. Simulation results
The thermal modelling of the devices was done in PLECS
Blockset using the manufacturer datasheets that are compa-
rable to the devices used in module [37], [38]. The losses
are calculated in PLECS by using a look-up table. The look-
up table is fed with the information about conduction and
switching losses from the device datasheets. In Table III the
system parameters used for simulations to analyse the device
stress under nominal conditions are presented. The weighting
factors in the cost function (4) were set to λdc = 5 and λp
= 1 and in cost function (7) λt = 0.06. The heatsink thermal
TABLE IV: Performance comparison of the proposed FS-MPC algorithm and conventional FS-MPC for hANPC converter.
Weighting
factor vcmax err vcmean err vdcmax err vdcmean err THDvc fsw avg Tj1 − Tj2 Efficiency
λp = 0 2.24% 0.45% 0.29% 0.08% 0.36% 5.8 kHz 5 ◦C 0.983
λp = 1 2.4% 0.5% 0.32% 0.1% 0.54% 5.6 kHz 1.5 ◦C 0.984
(a) Operation of the hybrid ANPC prototype.
(b) Measurement of the device temperatures using the IR
camera.
Fig. 5: Three phase 3-level hybrid ANPC experimental set-up.
resistance was set to 0.23 K/W. A benchmark model using
the algorithm with phase disposition of the carriers presented
in [19] was used for comparison. Both the h-NPC and NPC
converter will also be included in the analysis. Due to the
lack of modulator in the FS-MPC algorithm, the switching
frequency of the converter is variable, therefore only the




fswai + fswbi + fswci
3
(10)
where m is the number of switches in the converter. In this
paper the switching frequency of the benchmark algorithm
was set to the switching frequency at which the total losses of
the benchmark control strategy are comparable to the losses
produced by the proposed FS-MPC algorithm. In this way
the distribution of losses and the junction temperatures of the
devices can be kept in focus.
1) ANPC converter: In Fig. 7a the loss distribution in
an h-ANPC converter for the proposed FS-MPC algorithm
are compared to the benchmark algorithm from [19], which













(a) DC-link voltages vdc 1,2.
(b) Phase load currents io abc (10 A/div).
Fig. 6: Experimental waveforms obtained from the ANPC
converter prototype at P = 4 kW (Vdc = 260 V, Io = 28 A,
Vc = 95 V).
average switching frequency of the proposed algorithm (5.6
kHz). The total losses for the nominal output power of 36.5
kW for FS-MPC algorithm are 590 W (η = 0.984) and for
the benchmark algorithm the losses are 610 W (η = 0.983).
Although the efficiency is almost the same, the difference
between the two algorithms can be noticed in the device
loss distribution. It can be observed that for the benchmark
algorithm, the only device producing the switching losses is
the inner MOSFET. On contrary, for the proposed algorithm
the switching losses for FS-MPC algorithm are spread over
all devices. This difference can be explained by the fact
that the switching sequence of the benchmark algorithm is
fixed and it is always following the pattern from Table II,
whereas FS-MPC is evaluating in every sample step where it is
possible to avoid switching of the devices without significantly
degrading the reference tracking performance and NP balance.
In order to maintain the NP balance, a higher utilization of
the clamping switches is expected. All of this is also mirrored
into the Tjm of the devices, which are more balanced for
the proposed algorithm like shown in Fig. 7b and Fig. 7c.
Lower and balanced device temperatures can increase both
the lifetime of the converter, as demonstrated in sequence, and















Switching losses Conduction losses
































(b) Device mean junction temperatures.


























° )  Proposed alg.(FS-MPC)
 Benchmark alg. [20]
(c) Device junction temperatures cycles.
Fig. 7: Simulation results for one phase module in a h-ANPC
configuration for the proposed FS-MPC (*) and the benchmark
algorithm used in [19].
It also needs to be mentioned that the benchmark algorithm
needs an additional control loop to maintain the NP balance,
while in the FS-MPC algorithm this is already included in one
control loop. This would have an impact on the transients as
the FS-MPC controller will have a faster response than in the
benchmark model [34].
2) NPC converter: Using the Simulink model, simulations
were performed for the hybrid NPC and full Si NPC converter
using the FS-MPC algorithm with the cost function (7). The
simulations were also repeated for the carrier based bench-
mark algorithm from [23]. The switching frequency of the
benchmark was set to 5 kHz, which is equal to calculated
average switching frequency of the FS-MPC algorithm applied
to NPC converter. The loss distributions are shown in Fig.
8a for h-NPC converter and in Fig. 9a for NPC converter,
respectively. For both topologies it can be observed that the
losses are lower if FS-MPC algorithm is utilized. Moreover,
the switching losses of the inner device are reduced. In Fig.
8b and Fig. 9b the junction temperatures can be observed.
Due to the loss reduction, lower junction temperatures of all
active power devices are observed. Moreover, by comparing
the junction temperatures for the benchmark algorithm in the
two topologies, it is noticed that the replacement of the inner
device with the SiC MOSFET’s helped in achieving a balanced
junction temperature for the benchmark algorithm in Fig. 8b. It
can also be observed that the device junction temperatures are
higher for NPC converter than for h-ANPC converter. Thus,
if the same heatsink is used afterwards for NPC converter
operation, the heatsink design should be adapted for the worst
case scenario.
B. Experimental results
For the measurements of the device temperatures a high
resolution Ifratec ImageIR 8300 camera (temperature resolu-
tion better than 0.02 K and accuracy of measurement ±1◦C)
was used [39]. The measurements are first obtained for the h-
ANPC converter. Afterwards, the gate signals for the clamping
switches were disabled to simulate a scenario where the
converter continues its operation as an h-NPC converter.
1) Hybrid ANPC converter: In Fig. 10 a snapshot from the
IR camera can be seen for the proposed algorithm and the
benchmark algorithm. In order for the device temperatures to
reach steady state, the IR snapshot was first performed after 10
minutes of the converter operation. Before the next experiment
was conducted the devices were allowed to cool down to the
initial temperature of 25◦C. The temperatures of the outer
device T4 and inner device T3 are very good balanced for
both control strategies as seen in Table V.
2) Hybrid NPC converter: Obtained junction temperature
measurements can be observed in Table V. Due to the dif-
ference in the topology (ANPC topology has more redundant
states) and the cost function, the switching frequency of the
devices is also different. While in case of h-NPC the average
switching frequency is 2.6 kHz, the switching frequency for
h-ANPC with the proposed cost function is 5.8 kHz. Thus, the
focus is not placed on the absolute junction temperatures but
more on the device thermal stress balancing. For a comparison
the junction temperature measurements on the h-NPC were
also taken for a conventional FS-MPC cost function that
only has two objectives: voltage tracking and neutral point
balancing i.e in equation (4) the weighting factor λt is set
to 0. The junction temperature measurements showed that
inclusion of gt can reduce the junction temperatures of the
devices. In [22] it was shown that for the NPC topology with Si
devices, a good balance of the inner and outer switch junction
temperatures can be achieved, in the experiment for the hybrid
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(b) Device mean junction temperatures.

















° ) FS-MPC alg. [22]
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(c) Device junction temperatures cycles.
Fig. 8: Simulation results for one phase module of a h-NPC
converter using FS-MPC(*) with the cost function (7) and the
benchmark algorithm [23].
VII. RELIABILITY IMPACT OF THE PROPOSED FS-MPC
The NPC converters and the FS-MPC control algorithms
introduced in Section IV will be used to estimate the reliability
of the converter in an UPS application. The reliability analysis
will be focused on the semiconductor devices to show the
impact of the control algorithm on the expected lifetime of
the devices. For a comparison, the reliability analysis is also
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(b) Device mean junction temperatures.

















° ) FS-MPC alg. [22]
Benchmark alg. [23]









(c) Device junction temperatures cycles.
Fig. 9: Simulation results for one phase module of a NPC
converter using FS-MPC(*) with the cost function (7) and the
benchmark algorithm [23].
A. Mission profile and thermal stress analysis
In Fig. 11a repetitive daily load mission profile for the
UPS application is presented [40]. It is characterized by long
intervals of standby load and short intervals of very high load.
In the analysis, a yearly ambient temperature (Ta) profile like
shown in Fig. 11b was used.
The thermal resistance of the converter heatsink was de-
signed to keep the device junction temperatures in h-ANPC
converter below 130◦C during the maximum load current of
(a) Proposed FS-MPC algorithm (T6 = 51.97◦C, T3 =
52.22◦C, T4 = 52.87◦C).
(b) Benchmark algorithm (T6 = 53.04◦C, T3 = 53.18◦C,
T4 = 53.80◦C).
Fig. 10: IR snapshot of the one phase ANPC open module
during operation at P = 4 kW.
TABLE V: Measured junction temperatures of most stressed
devices in h-ANPC and h-NPC converter (P = 4 kW).
Topology Control T4 T3 T6 D6
h-ANPC ProposedFS-MPC 52.9
◦C 52.2◦C 52.0◦C -
h-ANPC BenchmarkPWM [19] 53.8
◦C 53.2◦C 53.0◦C -
h-NPC ConventionalFS-MPC 57.6
◦C 54.6◦C - 56.2◦C
h-NPC FS-MPC[22] 50.9
◦C 48.8◦C - 50.5◦C
the converter. Using the electro-thermal model of the converter
system, the junction temperature profiles of the semiconductor
devices shown in Fig. 12 were obtained. The figure also
shows that the temperature difference between the inner and
outer device is kept within 1.5◦C during the whole mission
profile. The obtained temperature profile is used to analyse the
accumulated damage of the devices. Two types of temperature
cycling that cause the degradation of the devices are analysed:
fundamental frequency (FF) cycling and the low frequency
(LF) cycling. For the analysis of the low frequency cycles
a Rainflow counting algorithm has been applied [41]. After
applying the rainflow algorithm, the cycles that were longer
than the maximum ton of the lifetime model were removed
from the damage calculation. The information about the cycles
(minimum junction temperature (Tjmin), temperature swing
(∆Tj), pulse duration ton) and device parameters (current per
bond wire (IB), bond wire diameter (D), voltage class (Vc))
were afterwards used in an empirical lifetime model (11) to
calculate the (LC) consumed device lifetime using the Miner
rule (12) [42], [43]:


















The empirical lifetime model (11) calculates the lifetime
of the bond wires of Si IGBTs [42]. For SiC devices four
different failure modes are explained in [43] but at the moment,
there are no lifetime models, which would take them all into
account. In some references Si device lifetime models were
applied to estimate the SiC device lifetime [43], [44]. However,
recently published SiC power cycling results indicate that the
lifetime for SiC is overestimated by those models [45], [46].
Unfortunately, it is not known how the lifetime ratio is in
normal operating conditions, where the ∆Tj are up to 30
K. It is important to stress, that due to this uncertainty, the
absolute lifetimes of different topologies can not be compared.
Awareness is on the lifetime model limitations and the specific
parameter range, which was obtained like high ∆Tj and
long ton. Preliminary Si device power cycling results were
published for low ∆Tj and short ton in [47], [48] and they
showed that the number of cycles to failure are underestimated
by using (11), also the cycles with low ∆Tj may cause elastic
deformation, which is reversible in the power devices. The
authors of [48] stress that further work is still required to
obtain a lifetime model for low ∆Tj . Thus, until a new lifetime
model is provided that can accurately capture the device wear-
out at low ∆Tj , the focus is on the relative improvement of
the lifetime that the FS-MPC control can provide, rather than
absolute lifetime values.
As explained in [49] the variances of the semiconductor
device parameters and the lifetime model need to be included
in the reliability analysis. For parameter fitting coefficients (β1
and β2), the variance intervals are given in [42]. To simplify
the analysis, the yearly dynamic mission profile was converted
to an equivalent static one. The parameters of the static profile
for the FF and LF cycles with the proposed control algorithm
are presented in Table VI for the switches.
B. System reliability
In the next step for the obtained static thermal cycle param-
eters the variance of 5% with normal distribution was defined
as suggested in [49]. This variance is taking into account
the uncertainty that originates in the variance of the device
manufacturing process. Using a population of 10 000 devices,
Monte Carlo simulations were used to obtain the end-of-life
cumulative distribution functions (cdf ). This workflow is also









(a) Daily load profile (Pin).














(b) Yearly ambient temperature (Ta).
Fig. 11: Mission profiles used in lifetime estimation of the
NPC converters for the UPS application.



































(b) Temperature difference between the outer and inner device.
Fig. 12: Junction temperatures of the h-ANPC devices for the
proposed algorithm during mission profiles from Fig. 11.
three devices (FT1(x), FT2(x), FT5(x)), the converter system
unreliability was obtained using the following equation:
Fsys(x) = 1−(1−FT1(x))6(1−FT2(x))6(1−FT5(x))6 (13)
In this equation it is assumed that: 1) the ANPC system has
failed if one of the 18 devices fails (i.e. we assume a series
connection of all devices in the reliability block diagram), 2)





























Fig. 13: Mission profile based lifetime estimation of power
electronic converters.
thermal stress of the devices in the module is equivalent to
the devices in the bottom half. Hence, for a 3 phase system
where in each phase there are three pairs of devices with
the equivalent thermal stress, the cdf functions for all three
devices can be raised to the power of 6 in the Fsys. Due to
unidirectional power flow, the diodes in the ANPC topology
are not experiencing a high thermal loading like the active
switches. Therefore, in the analysis only the active devices
(T1, T2, T5), which significantly contribute to the lifetime
consumptions of the ANPC converter are included. One of
the commonly used metrics in the lifetime analysis are the
Bx lifetimes i.e. the time when x% of the device population
have failed. For the UPS system a high reliability is one of
the priorities in the design, thus in this study B1 and B10 are
shown to compare the designs.
1) Hybrid ANPC converter: For the h-ANPC converter the
unreliability functions for the devices are shown in Fig. 14
for FS-MPC algorithm from Section IV-A and the carrier
based algorithm [19]. If the benchmark algorithm is used, the
device with a higher failure probability is the inner SiC device.
However, if the proposed algorithm is used in this application,
the B1 of the inner SiC devices is much higher than for the
conventional algorithm. On a converter level shown in Fig. 15,
if all devices are considered the expected B1 for both control
strategies is 13 years, meaning that 1% of the converters will
fail in 13 years. This is a rather conservative approach since
the B10 lifetime (10% failed converters) is commonly used
[50]. However, it should be stressed that the h-ANPC with the
conventional algorithm will require separate DC-link sources
due to the missing NP balancing control.
2) NPC converter: The lifetime analysis were also con-
ducted for the hybrid and Si-NPC converter configuration.
Unreliability functions for the h-NPC converter and the Si-
NPC in Fig. 15 were obtained for the FS-MPC algorithm
from Section IV-B and a carrier based algorithm proposed
in [23]. Both converter configurations show a higher B1 and
B10 lifetimes for the FS-MPC based algorithm. The B1 and
B10 lifetimes for all configurations and control algorithms
are summarized in the Table VII. In conclusion, for both
NPC configurations the application of the FS-MPC algorithm
can provide a good utilization of the devices. To improve
TABLE VI: Equivalent static parameters used in Monte Carlo
simulations for the two cycling types (FF: fundamental fre-
quency , LF: low frequency).
Par.
T1 T2 T5
FF LF FF LF FF LF
Tj min 43.1◦C 43.1◦C 42.4◦C 42.4◦C 41.8◦C 41.8◦C
∆Tj 6.4◦C 21.4◦C 5.3◦C 21.2◦C 0.9◦C 19.2◦C
LC 0.0074 0.0032 0.0033 0.0031 1·10−6 0.0019
Nf 2.2·1011 1.9·107 4.8·1011 1.9 ·107 1.6·1015 3.1·107






















































Fig. 14: Device unreliability functions of a h-ANPC converter
for two control algorithms.
the expected lifetime for the Si-NPC with the carrier based
algorithm in this particular UPS application, a redesign of the
heatsink or operation at lower switching frequency should be
considered. Another alternative that could be considered in the
UPS application is the T-type NPC converter solution, which
is using SiC diodes and CoolMOS switches like shown in [51].
VIII. CONCLUSION
FS-MPC algorithms are presented to balance the tempera-
tures in neutral point clamped converters. This is achieved by
penalizing the switching combinations that add more switching
stress to the high stressed switches in the cost function. As
a consequence, the thermal stress will be more uniformly
distributed among the switches. Simulation results for the
nominal converter power showed that the proposed algorithm
can provide a balanced stress distribution and good refer-
ence tracking performance for pure Si and hybrid converters.
Furthermore, maximum junction temperature of the power
devices was reduced for 3◦C compared to the conventional
carrier based algorithm. For the h-NPC converter, the junction
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Fig. 15: System unreliability functions for different converter
configurations and control algorithms for the mission profile
in Fig.11.
TABLE VII: System B10 and B1 lifetime estimations for
different control algorithms and converter configurations.
Control
algorithm Configuration B10 ∆B10 B1 ∆B1
Proposed




algorithm h-ANPC 30 years 13 years





PWM [23] h-NPC 23 years 10 years





PWM [23] NPC 14 years 6 years
temperatures of all active power devices were reduced for 4◦C
compared to the conventional carrier based algorithm. It was
also shown that the proposed algorithm can maintain the DC-
link voltages in good balance with voltage deviation below 0.5
V. An improvement compared to the conventional carrier based
algorithm is also seen in the clamping device temperature,
which had a lower temperature difference to the outer device
than when using the conventional algorithm.
A mission-profile based lifetime estimation for the proposed
algorithm on an UPS mission profile showed, that the h-ANPC
converter and h-NPC converter can provide a high reliability
power supply in the application. Compared to a conventional
carrier based algorithm, the use of FS-MPC based thermal
stress algorithm can increase the B1 lifetime of the converter
for up to 60% for the h-NPC and up to 100% for the Si-NPC,
respectively.
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